static in SystemVerilog 1. What is static? - static means the variable or method is shared and retains its value. - Only one copy exists, even if multiple objects are created. ----- 2. Why we use ...