This repository contains the final project for the CS2957 Computer Architecture course. It features two RISC-V CPU implementations in Verilog: Naive CPU: A classic five-stage pipelined processor.
Abstract: Heterogeneous multicore systems, such as ARM's big.LITTLE architecture requires efficient task scheduling to balance deadline misses, energy consumption, and throughput. Traditional methods ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results